1. A method of fabricating a semiconductor device comprising: 1 providing a semiconductor heterostructure, said heterostructure comprising a relaxed 2  $Si_{1-x}Ge_x$  layer on a substrate, a strained channel layer on said relaxed  $Si_{1-x}Ge_x$  layer, and a  $Si_{1-x}Ge_x$  layer on a substrate, a strained channel layer on said relaxed  $Si_{1-x}Ge_x$  layer, and a  $Si_{1-x}Ge_x$ 3 <sub>v</sub>Ge<sub>v</sub> layer; 4 removing said Si<sub>1-v</sub>Ge<sub>v</sub> layer; and 5 providing a dielectric layer. 6 2. The method of claim 1, wherein said Si<sub>1-y</sub>Ge<sub>y</sub> layer is removed by a selective technique. 3. The method of claim 2, wherein said selective technique is wet oxidation below 750°C. 2 4. The method of claim 2, wherein said selective technique is a wet or dry chemical 1 2 etch. 5. The method of claim 1, wherein said dielectric layer comprises a gate dielectric of a 1 MISFET. 2 6. The method of claim 5, wherein the gate dielectric comprises an oxide. 1 7. The method of claim 5, wherein the gate dielectric is deposited. 1 8. The method of claim 5, wherein the MISFET comprises a surface channel device. 1

**CLAIMS** 

- 9. The method of claim 5, wherein the MISFET comprises a buried channel device.
- 1 10. The method of claim 1, wherein the strained channel layer comprises Si.
- 1 11. The method of claim 1, wherein x is approximately equal to y.
- 1 12. The method of claim 11 further comprising a sacrificial Si layer on said sacrificial
- 2 Si<sub>1-y</sub>Ge<sub>y</sub> layer.
- 1 13. The method of claim 1, wherein y > x.
  - 14. The method of claim 13 further comprising a sacrificial Si layer on said sacrificial
- 2 Si<sub>1-y</sub>Ge<sub>y</sub> layer.
- 1 15. The method of claim 14, wherein the thickness of the sacrificial Si layer is greater than the critical thickness.
- 16. The method of claim 1, wherein the substrate comprises Si.
- 1 17. The method of claim 1, wherein the substrate comprises Si with a layer of SiO<sub>2</sub>.
- 1 18. The method of claim 1, wherein the substrate comprises a SiGe graded buffer layer
- 2 on Si.
- 1 19. The method of claim 1, wherein the semiconductor device comprises a MISFET.
- 1 20. A method of fabricating a semiconductor device comprising:
- providing a semiconductor heterostructure, said heterostructure comprising a relaxed

1

- $Si_{1-x}Ge_x$  layer on a substrate, a strained channel layer on said relaxed  $Si_{1-x}Ge_x$  layer, and a  $Si_{1-x}Ge_x$  layer, and a  $Si_{1-x}Ge_x$  layer on a substrate, a strained channel layer on said relaxed  $Si_{1-x}Ge_x$  layer, and a  $Si_{1-x}Ge_x$ 3
- "Ge, layer; 4
- removing said Si<sub>1-v</sub>Ge<sub>v</sub> layer to expose said strained channel layer; 5
- removing a portion of said strained channel layer to eliminate any residual Ge; and 6
- providing a dielectric layer. 7
- 21. A method of fabricating a semiconductor device comprising: 1
- providing a semiconductor heterostructure, said heterostructure comprising a relaxed 2
- $Si_{1-x}Ge_x$  layer on a substrate, a strained channel layer on said relaxed  $Si_{1-x}Ge_x$  layer, a  $Si_{1-y}Ge_y$
- spacer layer, and a Si<sub>1-w</sub>Ge<sub>w</sub> layer;
- removing said Si<sub>1-w</sub>Ge<sub>w</sub> layer; and
  - providing a dielectric layer.
  - 22. The method of claim 21, wherein said dielectric layer comprises the gate dielectric of a MISFET.
- 23. The method of claim 22, wherein the gate dielectric comprises an oxide. 1
- 24. The method of claim 22, wherein the gate dielectric is deposited. 1
- 25. The method of claim 22, wherein the MISFET comprises a buried channel device. 1
- 26. The method of claim 21, wherein the strained channel comprises Si. 1
- 27. The method of claim 21, wherein w is approximately equal to y. 1

1

- 28. The method of claim 27 further comprising a sacrificial Si layer on said sacrificial 1
- Si<sub>1-w</sub>Ge<sub>w</sub> layer. 2
- 29. The method of claim 21, wherein w > y. 1
- 30. The method of claim 29 further comprising a sacrificial Si layer on said sacrificial 1
- Si<sub>1-w</sub>Ge<sub>w</sub> layer. 2
- 31. The method of claim 30, wherein the thickness of the sacrificial Si layer is greater 1 than the critical thickness.
  - 32. The method of claim 21, wherein the substrate comprises Si.
  - 33. The method of claim 21, wherein the substrate comprises Si with a layer of SiO<sub>2</sub>.
  - 34. The method of claim 21, wherein the substrate comprises a SiGe graded buffer layer on Si.
- 35. The method of claim 21, wherein the semiconductor device comprises a MISFET. 1
- 36. A method of fabricating a semiconductor device comprising: 1
- providing a semiconductor heterostructure, said heterostructure comprising a relaxed 2
- $Si_{1-x}Ge_x$  layer on a substrate, a strained channel layer on said relaxed  $Si_{1-x}Ge_x$  layer, a  $Si_{1-y}Ge_y$ 3
- spacer layer, a Si layer, and a Si<sub>1-w</sub>Ge<sub>w</sub> layer; 4
- removing said Si<sub>1-w</sub>Ge<sub>w</sub> layer to expose said Si layer; and 5

37. A method of fabricating a semiconductor device comprising: 1 providing a semiconductor heterostructure, said heterostructure comprising a relaxed 2  $Si_{1-x}Ge_x$  layer on a substrate, a strained channel layer on said relaxed  $Si_{1-x}Ge_x$  layer, a  $Si_{1-y}Ge_y$ 3 spacer layer, a Si layer, and a  $Si_{\text{1-w}}Ge_{\text{w}}\,\text{layer};$ 4 removing said  $Si_{1-w}Ge_w$  layer to expose said Si layer; and 5 oxidizing said Si layer. б 1 1 1 38. The method of claim 37, wherein the semiconductor device comprises a MOSFET. 39. The method of claim 37, wherein the semiconductor device comprises a buried channel MOSFET.

providing a dielectric layer.